


Figure 1

# Macro-Cell basic architecture

## Macro-Cell Configuration and Control

Primary Inputs

Primary Outputs




Prior Art

Stream Data Flows  
via uP/Local Bus

Figure 2


## BUS BASED MULTI BOARD ARCHITECTURE



Prior Art

Figure 3


## IC WITH uP INTERFACE AND LOCAL BUS INTERFACE



Prior Art

Figure 4

# IC WITH LOCAL BUS INTERFACE



Prior Art

Figure 5

# ASIC implementation of CMI with CMPI macro-cells interface





Figure 6

# ASIC implementation of CMI with CBI macro-cells interface



Prior Art

- Cluster of macro-cells
- Registers
- RFi/WFi/Mi/LMi
- RFi/WFi/Mi/LMi controller

Figure 7

# ASIC implementation of CLB with CBL macro-cells interface




Figure 8

# ASiC implementation of CLBI with CMPI macro-cells interface






Figure 9

## Board hosting ASIC implementation of AAL5 interfaced via DMI




Figure 10

Board hosting FPGA bread-boarding implementation  
of a DMI for microprocessor interface and a DMI for local bus interface




Figure 11




Figure 12

## COMMON BUS exploded in sub-buses




Figure 13

## Common bus exploded in sub-buses




Figure 14

## DMI MAIN INTERNAL ARCHITECTURE




Figure 15

## DMI compliant macro-cell basic architecture




Figure 16

# DMI PERIPHERAL Shadowed Layers







Figure 17





# DMI LEAF : Prefetchable Resources - Registers Layer (REGBLOCK)

Figure 19





Figure 20

## REGBLOCK Registers Types



NOTE: referred to Counter Register  
 DATA\_FROM\_CB[31:0] is THRESHOLD[31:0]  
 DATA2CB[31:0] is COUNTER[31:0]

Figure 21

# REGBLOCK SYNCHRONIZER Register Synchronizer Types








Figure 23

# DMI LEAF : Not Prefetchable Resources FIFO Layer (FIFOBLOCK)

APPLIFW APPLIRF







# Status Register and Status Register Synchronizer

Figure 25







Figure 27

## Timing Diagram of Pulse to Pulse Synchronization Unit



## Advantages of Distributed Synchronization

Figure 28




Figure 29

# EXTERNAL BUS AGENT DMI acting as Master

## Read Transaction from DMI PERIPHERAL 1





Figure 30


Asynchronous two phase handshake protocol: read



Prior Art

Figure 31


## Asynchronous two phase handshake protocol: write



Prior Art

Figure 32

EBA-DMI ROOT interface  
MASTER: EBA  
SLAVE: DMI ROOT




Prior Art



Figure 33

EBA-DMI ROOT interface  
MASTER: DMI ROOT  
SLAVE: EBA



Prior Art

Figure 34

## DMI PERIPHERAL support for Transaction Requesters

## Application Logic charged of Registers Interfacing

DLI&amp;DFA&amp;SLI&amp;SFA&amp;VDBL&amp;DBL2REGBLOCK






Figure 36




Figure 37




Figure 38

# DMI Slave Mode Overall Algorithm Representation Write Transaction from EXTERNAL BUS AGENT + Write Transaction to DMI PERIPHERAL




Figure 39

## Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave  
 WRITE Transaction to DMI PERIPHERAL 1/Prefetchable resource  
 EXTERNAL BUS AGENT (master) Termination




Figure 40










Figure 43




Figure 44




Figure 45




Figure 46




Figure 47








Figure 49




Figure 50




Figure 51




Figure 52




Figure 53





Figure 54






Figure 55